Texas Instruments SN74LVC125ADR Buffer & Line Driver, 14-Pin SOIC
Технически документи
Спецификации
Brand
Texas InstrumentsLogic Family
LVC
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
5.3 ns @ 2.7 V
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Детайли за продукта
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22
74LVC Family
Информацията за складовите наличности временно не е налична.
Моля, проверете отново по-късно.
€ 0,254
Each (In a Pack of 25) (ex VAT)
25
€ 0,254
Each (In a Pack of 25) (ex VAT)
25
Купете в насипно състояние
| количество | Единична цена | Per Опаковка |
|---|---|---|
| 25 - 100 | € 0,254 | € 6,35 |
| 125 - 225 | € 0,242 | € 6,05 |
| 250 - 600 | € 0,217 | € 5,42 |
| 625 - 1225 | € 0,196 | € 4,89 |
| 1250+ | € 0,186 | € 4,65 |
Технически документи
Спецификации
Brand
Texas InstrumentsLogic Family
LVC
Mounting Type
Surface Mount
Package Type
SOIC
Pin Count
14
Maximum High Level Output Current
-24mA
Maximum Low Level Output Current
24mA
Maximum Propagation Delay Time @ Maximum CL
5.3 ns @ 2.7 V
Dimensions
8.65 x 3.91 x 1.58mm
Maximum Operating Supply Voltage
3.6 V
Minimum Operating Supply Voltage
1.65 V
Propagation Delay Test Condition
50pF
Детайли за продукта
74LVC Family Inverters & Buffers, Texas Instruments
Texas Instruments range of Inverters and Buffers from the 74LVC Family of Low-voltage CMOS Logic ICs. The 74LVC Family use silicon gate CMOS technology and is designed to operate at 3.3V, allowing a significant reduction in power consumption when compared to 5V systems.
Operating Voltage: 1.65 to 3.6V
5V tolerant inputs
Compatibility: Input LVTTL/TTL, Output LVCMOS
Latch-up performance exceeds 250 mA per JESD 17
ESD protection exceeds JESD 22